



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/502,445	09/07/2004	Axel Hulsmann	08788.0036USWO	5325
23552	7590	06/14/2006	EXAMINER	
MERCHANT & GOULD PC P.O. BOX 2903 MINNEAPOLIS, MN 55402-0903			ARENA, ANDREW OWENS	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 06/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/502,445	<b>Applicant(s)</b> HULSMANN, AXEL	
	<b>Examiner</b> Andrew O. Arena	<b>Art Unit</b> 2811	

**– The MAILING DATE of this communication appears on the cover sheet with the correspondence address –**

**Period for Reply**

**A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.**

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 24 May 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 July 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 05/24/2006 has been entered.

### ***Specification***

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Compound semiconductor device having contact serving as wiring level and including resistor formed by interruption in said wiring.

### ***Claim Objections***

Claims 1, 3, 4, and 9 are objected to because of the following informalities: each of these claims sets forth a plurality of elements or steps, and each element or step of the claim should be separated by a line indentation. See MPEP § 608.01(m).

Claims 2 and 4 are objected to because of the following informalities: it is not clear if the recitations enclosed by parenthesis are intended to be claim limitations, or

Art Unit: 2811

simply specific examples of the preceding general statements. Claim limitations should be explicitly stated in the sentence of the main claim recitation, not contained in parenthesis. In general, elements appearing in parentheses are considered as having no effect on the scope of the claims. See MPEP § 608.01(m).

Claim 12 is objected to because of the following informalities: the mathematical symbol “ $\approx$ ” mixed with plain English is inappropriate. All claim limitations should be explicitly stated in English; especially for consistency with the other claims. If applicant is to use equations, the claim is more appropriately recited as “the mean relative dielectric constant obeys the equation:  $\epsilon_r^2 \approx 7$ ”; this also applies to claims 2 and 4.

Appropriate correction of claims 1-4, 9, and 12 is required.

### ***Claim Rejections - 35 USC § 103***

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action (dated 02/21/2006).

Claims 1-9 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hill (US 6,028,348) in view of Sovero (5,378,922).

**Regarding claim 1**, Hill discloses (Fig 7) an integrated circuit arrangement (col 8 ln 16-18) on the basis of III/V semiconductors (col 3 ln 22), comprising at least one active component (770; col 8 ln 17) and a multilayer configuration of wiring levels (414, 460, 704, 706, 708; col 7 ln 65, col 8 ln 5, 8) characterized in that a metallization layer comprising a metal contact (414; col 4 ln 27) of the at least one active component is formed to be a lower one of the wiring levels (414 is a wiring level: Fig 4L, also 4M).

Hill differs from the claimed invention only in not disclosing said lower wiring level connects the at least one active component with at least one passive component.

Sovero discloses (Fig 2) an integrated circuit arrangement on the basis of III/V semiconductors (col 2 ln 41) wherein a metallization layer (E) comprising a metal contact of an active component (14; col 3 ln 23, ln 29) formed to be a lower one of the wiring levels, and said lower one of the wiring levels (E) connects the at least one active component (14) with at least one passive component (16; Fig 2: E; col 2 ln 50-51).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Hill in view of Sovero such that said lower wiring level connects the at least one active component with at least one passive component; at least for the desired device function (Sovero: col 2 ln 61-64).

**Regarding claim 2**, Hill discloses (Fig 7) a passivation layer (455; col 4 ln 41) made of a material which has a small relative dielectric constant  $\epsilon_r1$  (relative has been interpreted to encompass Hill 455) is applied on the metallization layer of the at least one active component (455 is on 414).

**Regarding claim 3**, Hill discloses (Fig 7) an electric resistor (702) is formed in a wiring level (704, 706) by means of an interruption (702) in the metallization layer.

Hill differs from the claimed invention in not disclosing said wiring level is the lower wiring level and in not disclosing no additional resistive material is placed in the interruption in the metallization layer.

Sovero discloses (Fig 2) an electric resistor (16; col 3 ln 34) is formed in the lower wiring level (E+CE; col 3 ln 29) by means of an interruption in the metallization

Art Unit: 2811

layer, and that no additional resistive material is placed in the interruption in the metallization layer (col 3 ln 34-36).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Hill in view of Sovero such that an electric resistor is formed in the lower wiring level (directly on the subcollector layer) and that no additional resistive material is placed in the interruption in the metallization layer; at least to provide several advantages (Sovero: col 3 ln 58-66).

**Regarding claim 4**, Hill discloses (Fig 7) a central wiring level (702+704+706; col 7 ln 60-65) is disposed above the passivation layer (455) and covered by another passivation layer (755; col 8 ln 5-6) made of a material which has a mean relative dielectric constant  $\epsilon_r2$ .

**Regarding claim 5**, Hill discloses (Fig 7) an upper wiring level (708, 476; col 8 ln 8, col 5 ln 12) is disposed above the central passivation layer.

**Regarding claim 6**, Hill discloses (Fig 7) a capacitive component (706+755+708; col 7 ln 65, col 8 ln 5-9) is formed by means of a section (706) of the central wiring level and a section (708) of the upper wiring level.

**Regarding claim 7**, the product-by-process limitation "the upper wiring level is formed by galvanic deposition of metal" has not been given patentable weight. The case law establishing this precedent follows:

"Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

**Regarding claim 8**, Hill discloses (Fig 7) the upper wiring level is constructed at least partly by air bridge technology (476; col 5 ln 10-13).

**Regarding claim 9**, Hill discloses (Fig 7) the at least one active semiconductor component (770) is a transistor (col 8 ln 17, col 3 ln 14-15) and

Hill as modified by Sovero discloses a metal contact of the collector of the transistor is formed by means of the metallization layer.

**Regarding claim 12**, Hill discloses the mean relative dielectric constant  $\epsilon_r$  is [about equal to] 7 (col 8 ln 6; SiN is known to have a dielectric constant of about 7).

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hill in view of Sovero as applied to claim 5 above, and further in view of Baba (US 6,853,054).

**Regarding claim 10**, Hill differs from the claimed invention only in not disclosing at least one microstrip conductor.

Baba discloses (Fig 4) at least one microstrip conductor (16+18 and 20+18; col 5 ln 10, ln 15-17) formed by means of the various wiring levels (Baba uses the terms transmission line and microstrip interchangeably for a wiring layer adjacent to a grounded layer: col 1 ln 38-40, ln 67, col 2 ln 1, col 4 ln 24-29).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Hill in view of Baba such that at least one microstrip conductor is formed by means of the lower, the central, and the upper wiring levels; at least for stabilizing transmission characteristics (Baba: col 5 ln 17-18).

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hill in view of Sovero as applied to claim 5 above, and further in view of Shimamoto (US 6,683,260).

**Regarding claim 11**, Hill differs from the claimed invention only in not disclosing a waveguide.

Shimamoto discloses (Fig 1A) a waveguide (3a&3b+5b; col 6 ln 49-50) formed in the wiring levels.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Hill in view of Shimamoto such that waveguides are formed on the lower and/or the central and/or the upper wiring levels; at least for excellent transmission characteristics (Shimamoto: col 8 ln 45-48).

Claims 2, 4-8, and 10-12 are rejected under the following alternate grounds of rejection in the event that the recitations enclosed in parentheses (claims 2 and 4) are considered as having an effect on the scope of the claims:

Claims 2, 4-8, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hill in view of Sovero as applied to claim 1 above, and further in view of Ko (US 6,696,538).



**Regarding claim 2**, Hill discloses (Fig 7) a passivation layer (455; col 4 ln 41) made of a material which has a small relative dielectric constant  $\epsilon r_1$  (small relative has been interpreted to encompass Hill 455) is applied on the metallization layer of the at least one active component (455 is on 414).

Hill differs from the claimed invention only in not disclosing said small relative dielectric constant is less than three ( $\epsilon r_1 < 3$ ).

Ko teaches a dielectric constant less than three (col 1 ln 45, ln 60, col 2 ln 11) is preferable in a device such as that of Hill (MMIC; col 6 ln 11).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that the small relative dielectric constant of Hill be less than three ( $\epsilon r_1 < 3$ ), as taught by Ko; at least to decrease crosstalk noise (col 1 ln 45-47).

**Regarding claim 4**, Hill discloses a central wiring level (702+704+706; col 7 ln 60-65) is disposed above the passivation layer (455) and covered by another passivation layer (755; col 8 ln 5-6) made of a material which has a mean relative dielectric constant  $\epsilon r_2$ .

Hill as modified by Ko inherently discloses the mean relative dielectric constant  $\epsilon r_2$  is greater than the mean relative dielectric constant  $\epsilon r_1$  (it is known that  $\epsilon r(\text{SiN}) > 3$ ).

**Regarding claim 5**, Hill discloses (Fig 7) an upper wiring level (708, 476; col 8 ln 8, col 5 ln 12) is disposed above the central passivation layer.

**Regarding claim 6**, Hill discloses (Fig 7) a capacitive component (706+755+708; col 7 ln 65, col 8 ln 5-9) is formed by means of a section (706) of the central wiring level and a section (708) of the upper wiring level.

Art Unit: 2811

**Regarding claim 7**, the product-by-process limitation “the upper wiring level is formed by galvanic deposition of metal” has not been given patentable weight. The case law establishing this precedent follows:

“Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process.” *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

**Regarding claim 8**, Hill discloses (Fig 7) the upper wiring level is constructed at least partly by air bridge technology (476; col 5 ln 10-13).

**Regarding claim 9**, Hill discloses (Fig 7) the at least one active semiconductor component (770) is a transistor (col 8 ln 17, col 3 ln 14-15) and

Hill as modified by Sovero discloses a metal contact of the collector of the transistor is formed by means of the metallization layer.

**Regarding claim 12**, Hill discloses the mean relative dielectric constant  $\epsilon_r$  is [about equal to] 7 (col 8 ln 6; SiN is known to have a dielectric constant of about 7).

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hill in view of Sovero and Ko as applied to claim 5 above, and further in view of Baba (US 6,853,054).

**Regarding claim 10**, Hill differs from the claimed invention only in not disclosing at least one microstrip conductor.

Baba discloses (Fig 4) at least one microstrip conductor (16+18 and 20+18; col 5 ln 10, ln 15-17) formed by means of the various wiring levels (Baba uses the terms

Art Unit: 2811

transmission line and microstrip interchangeably for a wiring layer adjacent to a grounded layer: col 1 ln 38-40, ln 67, col 2 ln 1, col 4 ln 24-29).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Hill in view of Baba such that at least one microstrip conductor is formed by means of the lower, the central, and the upper wiring levels; at least for stabilizing transmission characteristics (Baba: col 5 ln 17-18).

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hill in view of Sovero and Ko as applied to claim 5 above, and further in view of Shimamoto (US 6,683,260).

**Regarding claim 11**, Hill differs from the claimed invention only in not disclosing a waveguide.

Shimamoto discloses (Fig 1A) a waveguide (3a&3b+5b; col 6 ln 49-50) formed in the wiring levels.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Hill in view of Shimamoto such that waveguides are formed on the lower and/or the central and/or the upper wiring levels; at least for excellent transmission characteristics (Shimamoto: col 8 ln 45-48).

### ***Response to Arguments***

Applicant's arguments filed 05/24/2006 have been considered but are moot in view of the new grounds of rejection.


***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew O. Arena whose telephone number is (571) 272-5976. The examiner can normally be reached on M-F 8:30-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

AOA  
7 June 2006



EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800